# **Electronics for Physicists**

## **Analog Electronics**

Chapter 6; Lecture 11

Frank Simon **Institute for Data Processing and Electronics** 



Karlsruhe Institute of Technology

*KIT, Winter 2023/24* 

23.01.2024



# Chapter 6 **2-Transistor Circuits**

- Current Mirrors
- Amplifier Circuits

Electronics for Physicists - WS23/24 Analog Chapter 6

#### **Overview**

- 1. Basics
- 2. Circuits with R, C, L with Alternating Current
- 3. Diodes
- 4. Operational Amplifiers
- 5. Transistors Basics
- 6. 2-Transistor Circuits
- 7. Field Effect Transistors
- 8. Additional Topics
  - Filters
  - Voltage Regulators
  - Noise







## **Amplifiers - Part 2**

In: Chapter 6: 2-Transistor Circuits


Electronics for Physicists - WS23/24 Analog Chapter 6





#### The Cascode

Kaskoden-Schaltung



Electronics for Physicists - WS23/24 Analog Chapter 6




- A very common circuit cascade of two transistors.
  - Features (compared to a single transistor):
  - Better isolation of input and output, with that:
    - no Miller effect -> higher bandwidth
  - Higher input impedance
  - Also: higher output impedance
  - The circuit setup:
  - Common emitter with T<sub>1</sub>
  - Common base with T<sub>2</sub> between T<sub>1</sub> and the collector resistor R<sub>C</sub>





#### The Cascode

Kaskoden-Schaltung



Electronics for Physicists - WS23/24 Analog Chapter 6



- How the circuit works
  - T<sub>2</sub> as common base amplifier with constant base potential ensures: U<sub>2</sub> relatively constant: U<sub>E2</sub>, U<sub>C1</sub>
    - $\Rightarrow$  Almost no voltage amplification in T<sub>1</sub>:
      - $dU_2 \sim dU_{ein}$
      - Additional consequence: no Miller effect due to  $C_{BC1}$ !
  - How does this provide voltage gain?
    - Via T<sub>2</sub>:

$$V_U = \frac{dU_{aus}}{dU_{ein}} \approx \frac{dU_{aus}}{dU_{U_2}} = SR_C$$

see Ch. 5






Class A

• Amplifiers are grouped into classes depending on working principle - most common: A, B, AB

**Class A** 





Working point adjusted such that the full signal is amplified:










Class B

• Amplifiers are grouped into classes depending on working principle - most common: A, B, AB

**Class B** 










Class AB

• Amplifiers are grouped into classes depending on working principle - most common: A, B, AB







Electronics for Physicists - WS23/24 Analog Chapter 6



Extension of class B amplifier by adding offset voltages to prevent distortions.


- The pros: Good energy efficiency only small base power, still or only small (or no) distortions.
- The cons: More complicated than class A (but still small
- distortions), more power than class B.
- Often: The best compromise, for example for audio amplifiers

Frank Simon (<u>frank.simon@kit.edu</u>)



Perspectives

 Class A well suited for unipolar signals: Working po but still no (large) current flows w/o signal.




Detector signals normally are unipolar: Class A often suitable.

Different situation: audio signals etc.: Class A for highest quality, but high power. Class AB or B depending on willingness for compromises.

Electronics for Physicists - WS23/24 Analog Chapter 6



• Class A well suited for unipolar signals: Working point adjusted such that also small signals are amplified,,





# **Electronics for Physicists**

## **Analog Electronics**

Chapter 7; Lecture 11 - Part 2

Frank Simon Institute for Data Processing and Electronics

Karlsruhe Institute of Technology

*KIT, Winter 2023/24* 

23.01.2024



# Chapter 7 **Field Effect Transistors**

- MOSFET Basics
- Excursion: CMOS Technology
- CMOS Circuits

Electronics for Physicists - WS23/24 Analog Chapter 7

#### **Overview**

- 1. Basics
- 2. Circuits with R, C, L with Alternating Current
- 3. Diodes
- 4. Operational Amplifiers
- 5. Transistors Basics
- 6. 2-Transistor Circuits
- 7. Field Effect Transistors
- 8. Additional Topics
  - Filters
  - Voltage Regulators
  - Noise








#### **Field Effect Transistors**

Introduction

- Two basic types:
  - Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
  - Junction Field Effect Transistor (JFET)



MOSFETs are the most common transistors -> Our focus here!



Frank Simon (<u>frank.simon@kit.edu</u>)



## **MOSFET Basics**


In: Chapter 7: Field Effect Transistors

Electronics for Physicists - WS23/24 Analog Chapter 7





#### FETs in MOS Technology NMOS FET




The voltage at the gate U<sub>GS</sub> defines the current flow between drain und source

Voltage-driven current source

No current flow from G to S (with AC input there is a gate current due to charging / discharging of the gate capacity)


Significantly different from BJT:



Current-driven current source, current from base to emitter

Electronics for Physicists - WS23/24 Analog Chapter 7





• Parameters:


- Substrat
- Substrate thickness: typ. ~ 700  $\mu$ m
- Gate length L: Defined by technology for example 22 nm, or 250 nm
- Gate thickness: Defined by technology gegeben - zB 1 nm or 5 nm
- Width W: Choice of the designer, but  $W \ge L$





#### **FET IV Curves**

#### Kennlinien




(a few 100 mV)

Electronics for Physicists - WS23/24 Analog Chapter 7



- Drain-source current  $I_{DS}$  as function of  $U_{DS}$  for different gate voltags U<sub>GS</sub>
  - Requires  $U_{DS} > 0$  and  $U_{GS} > U_{th}$  for current clow.
  - NMOS Transistor
  - Distinguishing three different regions
    - "Cut-off" or "weak inversion" (U<sub>GS</sub> < U<sub>Th</sub>)
    - Linear or ohmic region
    - "Strong inversion" or saturation region

NB: The nomenclature is a bit confusing: For MOSFETs the saturation region corresponds to large  $U_{DS}$ , for BJTs it is small U<sub>CE</sub>








## **FET IV Curves**

NMOS and PMOS


• Drain-Source current I<sub>DS</sub> as a function of U<sub>DS</sub> for different gate voltages U<sub>GS</sub>




Just as for the BJT transconductance is defined as:

*Electronics for Physicists -* WS23/24 Analog Chapter 7












Cut-off / Weak Inversion



Electronics for Physicists - WS23/24 Analog Chapter 7





• Cut-off (Sperr-Bereich, Unterschwellenbereich):  $U_{GS} < U_{th}$ 

leakage current (sub-threshold current) due to thermal excitation:

$$I_{DS} = I_{DS_0} e^{\frac{U_{GS} - U_{Th}}{nU_T}} \text{ as for diodes: } n > 1$$
$$I_{DS_0} = I_{DS}(U_{GS} = U_{Th})$$


Transconductance:  $g_m = I_{DS} \frac{q_e}{nk_BT}$ 

In general: a rare operating mode - for example for applications with extremely low power.





Linear / Ohmic Region



Current between drain and source:

$$I_{DS} = \beta \left[ U_{GS} - U_{Th} - \frac{U_{DS}}{2} \right] U_{DS}$$

Electronics for Physicists - WS23/24 Analog Chapter 7






- U<sub>GS</sub> > U<sub>Th</sub> : transistor switched "conductive"
- U<sub>DS</sub> < U<sub>GS</sub> U<sub>Th</sub>
  - What is happening:
  - Conductive channel under gate with free neg. charge carriers: Inversion charge (holes are pushed out)
    - U<sub>GS</sub> determines the available charge
  - Voltage between source and drain U<sub>DS</sub> results in current flow via free charge carriers in channel

#### $\Rightarrow$ Behaves as a ohmic resistor controlled via U<sub>GS</sub>. (NB: $\beta$ not the same as for BJT)





Linear Region - Derivation



Current between source and drain due to free charges, which are drifting in the field created by the voltage:

given by mobility of the charge carriers  $\mu$ :

In Si: holes ~ 450 cm<sup>2</sup>/Vs, electrons ~ 1400 cm<sup>2</sup>/Vs





Understanding the working principle:

Considering the gate as a capacitor:

with 
$$C_{Ox} = \epsilon_0 \epsilon_{SiO_2} \frac{1}{d_{Ox}}$$
 ( $c_{SiO_2} \sim 11.9$ )  
 $U_{DS} > 0$ :  $Q_F = C_{Ox} \cdot (U_{GS} - U_{Th} - U(x))$ 

$$v_D = \frac{dx}{dt} = \mu E_{Drift} = \mu \frac{U_{DS}}{L}$$
, also:  $v_D = \mu \frac{dU_{DS}}{dt}$ 




(U(x) Voltage between source and position x in channel)







Linear Region - Derivation



Results in:  

$$I_{DS} = \mu C_{Ox} \frac{W}{L} (U_{GS} - U_{Th}) U_{DS} - \frac{U_{DS}^2}{2}$$
Define  

$$I_{DS} = \beta (U_{GS} - U_{Th} - \frac{U_{DS}}{2}) U_{DS}$$

Electronics for Physicists - WS23/24 Analog Chapter 7





Understanding the working principle - Part II:

Current via moving charge:

 $I_{DS} = \frac{dQ}{dt} = Q_F W \frac{dx}{dt}$ (W: with of the channel / gate)

$$S = C_{Ox} W(U_{GS} - U_{Th} - U(x))\mu \frac{dU(x)}{dx}$$

Integration over the full length of channel / gates (= from 0 to  $U_{DS}$ ) :

$$= I_{DS}L = \mu C_{Ox} W \int_{0}^{U_{DS}} (U_{GS} - U_{Th} - U(x)) dU =$$
$$= \mu C_{Ox} W (U_{GS} - U_{Th}) U_{DS} - \frac{U_{DS}^{2}}{2}$$


Thes transconductance coefficient  $\beta = \mu C_{Ox} \frac{W}{I}$ 







Strong Inversion



• Pinch-off of the channel on the drain side ("abschnüren")
















Strong Inversion



Transconductance:  $g_m = \beta (U_{GS} - U_{Th})$  $g_m$ and:  $U_{GS} - U_{Th}$  $I_{DS}$ 

Electronics for Physicists - WS23/24 Analog Chapter 7





- With increasing voltage U<sub>DS</sub>: Stronger pinch-off, resulting in reduced surface area in channel and reduced number of charge carriers, simultaneous increase of voltage: no further increase in current => **saturation** 
  - Conduction through depletion zone: Electrons from the channel are "drained" into the drain

Behavior now defined by the saturation voltage (determines channel length):  $U_{DS_{sat}} = U_{GS} - U_{Th}$ 

$$I_{DS} = \beta \left( U_{GS} - U_{Th} - \frac{U_{DS_{sat}}}{2} \right) U_{DS_{sat}} = \frac{\beta}{2} (U_{GS} - U_{Th})^2$$

=> I<sub>DS</sub> independent from U<sub>DS</sub>

the most common operational mode of MOSFETS





#### Summary


Region	weak inversion	linear
	$U_{GS} < U_{Th}$	$U_{GS} > U_{Th}, U_D$
$I_{DS}$	$I_{D_0} e^{\frac{U_{GS} - U_{Th}}{n U_T}}$	$\beta \left[ U_{GS} - U_{Th} \right]$
$g_m$	$I_{DS} \frac{q_e}{n  k  T}$	$\beta U$

- transconductance g<sub>m</sub>  $g_{DS} = 1/R_{DS}$
- In reality: Slight deviation from idealized behavior discussed on the previous slides: resulting in  $g_{DS} \neq 0$ . With that:

$$I_{DS} = \frac{\beta}{2} \left( U_{GS} - U_{Th} \right)^2 \left( 1 + \lambda U_{DS} \right)$$
 and:








$$g_m = \frac{dI_{DS}}{dU_{GS}}$$

Early Effect also for FETs: Mild dependence of current on  $U_{DS}$  in saturation region due to pinch-off,

0.01 - 0.1 V<sup>-1</sup>

$$g_{DS} = \frac{dI_{DS}}{dU_{DS}} = \frac{\lambda I_{DS}}{1 + \lambda U_{DS}} \sim \lambda I_{DS}$$

Frank Simon (frank.simon@kit.edu)



## **CMOS Circuits**

In: Chapter 7: Field Effect Transistors

Electronics for Physicists - WS23/24 Analog Chapter 7








#### **CMOS Basic Circuits**

Analoguous to BJT




Eigenschaften	Sourceschaltung	Drainschaltung	Gateschaltung
Eingangsimpedanz	sehr hoch	sehr hoch	klein, $Z_{ein} \approx \frac{1}{q_m}$
Ausgangsimpedanz	$Z_{aus} \approx R_D$	"klein", $Z_{aus} \approx \frac{1}{g_m} \  R_S$	$Z_{aus} \approx R_D^{Jm}$
Spannungsverstärkung	$ig  V_U = - R_D  g_m$	$V_U pprox 1$	$V_U pprox R_D g_m$

Electronics for Physicists - WS23/24 Analog Chapter 7










#### FET as a Diode

NMOS configured as a diode





• For positive U<sub>DS:</sub>

 $U_{DS} = U_{GS} \ge U_{GS} - U_{Th} \qquad (\text{as long as } U_{GS} > U_{Th})$ 

Operation in saturation region, transistor conductive.


• For negative U<sub>DS:</sub> transistor in reverse bias

Differential source-drain resistance:

$$\sigma_S = \frac{\partial U_{DS}}{\partial I_{DS}} = \frac{\partial U_{GS}}{\partial I_{DS}} = \frac{1}{g_m}$$



#### **Current Mirror with FETs**







## Next Lectures: Digital - Thursday, January 25 Analog 12 - Chapter 07 - Tuesday, January 30, 2024

#### **Time Plan for Next Lectures**

A few Changes coming up!

Calender Week	Tuesday	Thursday
45	07.11. Analog	09.11. <b>Digital</b>
46	14.11. Analog	16.11. Digital
47	21.11. Digital	23.11. Analog
48	28.11. Digital	30.11. Digital
49	05.12. Digital	07.12. Analog
50	12.12. Digital	14.12. Analog
51	19.12. Analog	21.12. Digital
2	09.01. Analog	11.01. Digital
3	16.01. Digital	18.01. Digital
4	23.01. Analog	25.01. Digital
5	30.01. <b>Analog</b>	01.02. Digital
6	06.02. <b>Analog</b>	08.02. Analog
7	13.02. Analog	15.02. Digital

Electronics for Physicists - WS23/24 Analog Chapter 7







# **Electronics for Physicists**

#### Frank Simon **Institute for Data Processing and Electronics**



Karlsruhe Institute of Technology

## **Analog Electronics**

*KIT, Winter 2023/24* 

